




Ongoing Platform Advancements 










• Small, light-weight, reconfigurable multi-processor platform for space flight 
applications demanding extreme processing capaoilities 
- . 
• Stackable architecture 
• Based on Xilinx Virtex 4 FX60 FPGAs, 2 per processor card 
• Successful flight demonstration on STS-125 
Processor Card 
.·. -:_:-::'::~''.-~c· _;iiiaPillar:i 
2 Xilinx FPGAs, 2 Aeroflex FPGAs 
1GB SDRAM, 1GB Flash 
- -'-'·, 
Mechanical: 7 .5-lbs, S"xS"x7" 
Power: 37W (STS-125 Application) 







• SpaceCube 1.0: RNS flight spare to 1.ss (Nov 09) 
- Platform for testing radiation mitigation techniques 
starting with Rad-H~rd by Software (RHBS) 
- Collaborating with industry and universities 
• SpaceCube 1.5: Sounding Rocket Avionics 
- DoD Operationally Responsive Space payload funding 
- Feature Xilinx Virtex 5 FXlOO with gigabit interfaces 
• SpaceCube 2.0: Increased performance over SCl.X 
- ESTO funding 7 Prototype FYlO, Engineering Unit FY12 
- For missions requiring high data rates and/or onboard 
science data processing 
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M ISSE-7 Overview 
• Materials International Space Station Experiment 
• Payload Lead: Naval Research Lab 









• Flight spare SpaceCube from ·HST SM4, STS-125 · 
- Re-engineered box for MISSE-7 /ELC interface 
- Built adapter plate, custom harness, new software 
- Delivered box to NRL in 9 months! 
• Test bed for radiation. mitigation techniques 
- Start with "Radiation-Hardened by Software11 
• Supports compressed file uploads 
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MISSE-7 SpaceCube Block Diagrams 





- FPGA CDH App 
RHBSApp Cores 8-bit uP 
H/S·App 
Dat 
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MISSE-7 SpaceCube Block Diagrams 
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MISSE-7 SpaceCube Future wo~rk 
• Enjoy the Space Shuttle launch!! 
• Conduct ops and analyze radiation data 
• Improve RHBS algorithms and incorporate OS 
• Collaboration with industry partners and 
universities 
• Upload improved FPGA/SW designs 
I 
; . 
SpaceCube 1.5 Overview 
• SpaceCube 1.5 Processor Card 
- DoD Operationally Responsive Space {ORS) payload funding 
- COTS components 
• Targets small-scale missions such as sounding rockets 
• Short-duration flights 
Features inherited from SpaceCube 1.0 
• 4" x 4" Form-Factor 
• Stackable Architecture 
• Legacy flight interfaces (RS-422/LVDS) 
• Power card compatibility 
Bridge to SpaceCube 2.0 
• Transition to Xilinx Virtex-5 FPGA / PowerPC 440 
• "Plug and Play" Gigabit interfaces (SATA, Ethernet) 
• High-speed DDR2 SDRAM memories 
I • 
SpaceCube 1.5: Processor Card 





Accelerometer . AID Converter 1 MSPS 12 x RS-422 RX 
















SpaceCube 1.5: SMART/ORS 
• Small Rocket/Spacecraft Technologies (SMART) 
• 
Joint program between NASA and ORS 
Objectives 
Develop faster, leaner, and more efficient approach to space flight 
Maturation of miniaturized avionics for small launch vehicles, flight safety, and 
spacecraft applications 
Reconfigurable payload structure for accommodating various subsystems 
Demonstration of technologies applicable to future rocket balloon flights 
• Series of sounding rocket flights 
First launch: Summer 2010 on a Terrier Improved-Orion sounding rocket 
• Micro-satellite platform with SpaceCube 1.5 as payload avionics 





2 x GigE Industrial Cameras 
Inertial Measurement Unit (IMU} 
GPS 
• Sensors (pressure, thermal, acceleration) 
Cameras validate interfaces and document flight and deployment of parachute 
Record data telemetry on two commercial SATA Solid State Drives (SSD) 
Downlink reduced telemetry through transponder (lOMb/s) 























in sounding rocket 
payload 
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SpaceCube 1.5: Status & Future Work 
• Challenges: 
- Small Form Factor requires careful device selection 
and constrains 1/0 resources . 
- Finding SATA solution (chose SATA IP Core)· 
• Improvements: 
- Compact/Rugged gigabit connectors capable of 
meeting ALL SATA specifications · 
• Status: 
- Completing schematic phase, initiating layout phase 
- FPG'A/Software implementation of key interfaces 
proc·eeding on development boards 
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Cost Power MIPS/W 
- 15W 0.2 
$250K 10-20W, 2.331 
$200K 10-20W 302 
$60K 5-15W 4003 
$75K 10-20W 5004· 
1\}APLtl }009 - Sess:on E 
Notes: 
1- typical, 35 MIPS at 15 watts 
2 - typical, 450 MIPS at 15 watts 
3 - 3000 MIPS at 7.5 watts (measured) 
4- 5000 MIPS at 10 watts (calculated) 
1S 
SpaceCube 2.0 Processor Interfaces 
Space Cu be 2.0 Processor 
i cPCI .... ~ LVDS/SoaceWire .... 
' 
, LEON ' , 
3FT 
,.. SATA ~ 2.0 GB 
' -
FLASH ~ Ethernet .... . , 
SIRF 
Multi-Gbos Transceivers .... 
. f 
,, Virtex 5 
' 
, 
FX130T Multi-Gbos Transceivers .. : 2.0GB ~ . , 
j PC1e/x8 .... RAM ... -
SIRF 
Virtex 5 







SpaceCube 2.0 Development Paths 
RNS Cube ISS Cube Rocket Cube 
-Lessons Learned -Radiation Results -Xilinx VSFX Design 
-Flight Heritage -Years of Ops -Gigabit Interfaces 
! ! 
' I Xilinx SIRF Chip SpaceCube 2.0 Processor . 
- SEE Immune Reconfigurable FPGA 
- Based on cPCI form factor 
... 
- XRTC participation 
- LEON 3FT Rad-Hard Processor 
- GBs of memory 
- 4x 450-MHz PowerPC, 2x logic of SCl.O Leveraging Other Work 
- More 1/0 including gigabit capability ~ 
- Apprx 2-lbs, 10-W 
~ 
- Instrument data processing 
- Industry/Univ SCl.O users 
Main Goals: 
• Retain processing power of SpaceCube 1.0 
• Add gigabit interfaces 
• Improving overall reliability 
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SpaceCube On-Board Data Processing 
On-Board HyperSpectral Data Pro_cessing IRAD --- Left: California Wildfire Scene, Center: On-
Board Wildfire Detection and Temperature Characterization, Right: On-Board Product 
Generation for Direct Downlink to Emergency Services Personnel 






• CDH: Command and Data Handling 
• ELC: Express Logistics Carrier 
• ESTO: Earth Science Technology Office 
· • FPGA: Field Programmable Gate Array 
• IRAD: Internal Research and Design 
• ISS: International Space Station 
• MISSE: Materials ISS Experiment 
• NRL: Naval Research Laboratory 
• ORS: Operationally Responsive Space 
• ~ OS: Operating System · 
• PCI: Peripheral Component Interconnect 
• PPC: PowerPC 
• RHBS: Radiation-Hardened By Software 
• RNS: Relative Navigation Sensors 
• SATA: Serial Advanced Technology Attachment 
• SEE: Single Event Effect 
• TMR: Triple Module Redundancy 
